This paper proposes a novel approach to minimize leakage currents in CMOS circuits during the off-state (or standby mode, sleep mode) by applying the optimal reverse body bias to the substrate (body or bulk) to increase the threshold voltage of transistors. The optimal bias point is determined by comparing the sub-threshold current (ISUB) and band-to-band current (IBTBT) simultaneously. The proposed circuit was simulated in HSPICE using 90nm bulk CMOS technology and evaluated using ISCAS85 benchmark circuits at different operating temperature (ranging from 25oC to 100oC). Analysis of the results shows a maximum of 551 and 1491 times leakage power reduction at 25oC and 100oC on a circuit with 546 gates. The proposed approach demonstrates that the optimal body bias reduces considerable amount of the leakage power in the nanoscale CMOS integrated circuits. In this approach, the temperature and supply voltage variations are compensated by the proposed feedback loop.
INTRODUCTION
Over the past four decades there has been the continuous reduction in the size of the transistors to increase the speed and density of the devices on a given chip and the die yield during manufacturing 1 . To sustain device reliability and minimize power consumption, the supply voltage has been reduced as well. Accordingly, the threshold voltages of the transistors had to be scaled down to maintain the high drive current and hence performance improvements. However, the threshold voltage reduction has caused substantial increase in subthreshold leakage current, which severely affects the standby power dissipation.To suppress the subthreshold leakage current (ISUB),reverse body biasing (RBB) technique has been widely employed to increase the threshold voltage (Vth) during the offstate 2-5 . However, this technique also increases the short channel effects (SCE s ) such as Drain induced barrier lowering (DIBL), Gate-induced drain leakage (IGIDL) and band-to-band tunneling (I BTBT ) current. Since the state-of-theart MOSFETs are fabricated with the increased overall doping concentration, lowered source/drain junction depths, halo doping, high-mobility channel materials and etc., these techniques increase both IGIDL and I BTBT significantly under the reverse body bias condition. Furthermore, the reduction of the gate oxide thickness causes drastic increase in the gate tunneling leakage current (I G ) due to carrier tunneling through the gate oxide, which is a strong exponential function of the voltage magnitude across the gate oxide 6 . Therefore, in order to minimize the leakage power in standby mode, all leakage components (I SUB , I BTBT , and I G ) should be taken into account in RBB technique. This paper proposes a new circuit to determine the optimal reverse body bias so as to minimize the off-state leakage power consumption by comparing extracted sub-threshold leakage current (I SUB ) component with band-to-band tunneling leakage current (I BTBT )componen simultaneously. In the proposed circuit, the I SUB , I G , I GIDL and I BTBT leakage currents are fully onitored and controlled under the process, voltage, and temperature (PVT) variations. The experimental results show a considerable energy reduction in nanoscale CMOS circuits.
Leakage current components in nMOSFET at off-state
Total leakage current (IT) in the off-state nMOSFET is represented as where, I SUB is Sub-threshold leakage current, I BTBT(DB) and I BTBT (SB) are band-to-band tunneling leakage currents (drainto-bulk and source-to-bulk reverse-bias pn junction leakage currents), I GIDL(DB) and I GIDL(SB) are Gate-Induced Drain Leakage current, IGB is gate-to-bulk oxide tunneling leakage current, and IDG is drain-to-gate oxide tunneling leakage current.The variation of the total gate leakage current (IG = IGB -IDG) is egligible for the reverse bias voltage ranging from 0V to -2V as shows in Figure 2 . This means that the variation of IGB is insignificant since IDG is independent of the reverse-body bias. For convenience, let's denote that I BTBT1 =I GIDL(DB) +I BTBT(DB) , I BTBT2 = I GIDL(SB) +I BTBT(SB) , and I BTBT = I BTBT1 +I BTBT2 . Figure 2 below shows leakage currents of the 32nm n-MOSFET transistor when V GS =0V as a function of body bias voltage and supply voltage.
The dependencies of leakage currents on reverse-body biasing
A device is in the off-state when it is operating well below the threshold (V gs~0 ). However, even in the off-state, some small current flow occurs and this off-state current can result in considerable power dissipation in an integrated circuit with millions of transistors. Therefore, taking into consideration the value of the sub-threshold leakage current is very important. The weak inversion sub-threshold current can be expressed based on the Equation (2) [6] ,
Vth is the threshold voltage, vT is the thermal voltage and equal to KT/q, Cox is the gate oxide capacitance, uo is the zero bias mobility, m is the sub-threshold swing coefficient, Wdm is the maximum depletion layer width beneath the channel, tox is the gate oxide thickness, and Cdm is the capacitance of the depletion layer.The threshold voltage equation is given by:
Where the body-effect coefficient, q is the electron charge, si is the permittivity of Si, NSUB is the doping concentration of the substrate, ÖF is the Fermi potential and equal to (kT/q)ln(NSUB/ni), and VSB is the source to bulk potential difference.
As shown in Equation (2), sub-threshold leakage current increases exponentially as Vth reduces. To suppress the subthreshold leakage current (I SUB ), reverse body biasing (RBB) technique can be used to increase the threshold voltage (Vth) in standbymode CMOS circuits. VSB becomes more positive by increasing the reverse body bias, which results in higher threshold voltage and exponential decrease of the subthreshold current as explained in Equation (2) and (4). Figure 2 explains why the leakage power consumption of the chip does not continue to reduce monotonically as the value of reverse bias increases. Figure 3 shows the effect of body bias voltage and supply voltage on leakage power for a NMOS transistor of 32nm CMOS technology 7 . At around -0.9 to -2.2 body bias voltage, the leakage power increases due to highly increased I BTBT . I G has less effect on the power variation. As a result,there is an optimal reverse body bias point which makes a minimal total standby leakage power of a device for each different supply voltage. This optimal point occurs when the sum of both the sub-threshold and band-to-band-tunneling currents has the minimum value as shown in Fig. 2  and 3 .
Sub-threshold leakage current suppression using stack effect
Sub-threshold leakage current is reduced when there are two or more stacked off-transistors. By turning off more than one transistor in a stack of transistors, it forces the intermediate node voltage to have a value higher than zero. This causes a negative V GS , V BS (more body effect) and V DS reduction (less DIBL) in the top transistor, thereby helping reduce the sub threshold leakage current flowing through the stack considerably, which is known as the stack effect and this results in reduced sub-threshold leakage current. Figure 4 and Figure  5 illustrate the leakage current trends of each stacked transistors as a function of the stacked transistor number [8] , [9] .
Optimal body monitoring circuit
Reverse body biasing (RBB) has widely been used to reduce the leakage power of devices. However, most recent research has shown that if RBB is too high, leakage power can actually increase due to the contribution of the band-to-band tunneling currents. To prevent this problem a new optimal body biasing system is required to balance the sub-threshold leakage with the BTBT leakage. The proposed system increases Vth by adjusting body voltage in the RBB direction so as to reduce sub-threshold leakage current. When the optimum body bias is detected, the body voltage adjustments are stopped to avoid excessive reverse body bias. Figure 6 shows the proposed method to reduce the leakage current of the nanometer CMOS circuits. The system consists of three stages; 1) Leakage Monitoring Circuit, 2) Current Comparator, and 3) Charge Pump [7] .
The leakage monitoring circuit separates the subthreshold leakage (ISUB) and BTBT leakage current (IBTBT1, 2) from the total leakage components. Fig. 7 shows a new leakage monitoring circuit with NMOS transistors, where the transistors, MN2, MN7, and MN12 are the replica circuits to generate leakage components, and MP0/MP1, MP2/MP3, and MN10/MN11 form current mirrors.By using triple off-transistors in a stack, we can ignore the subthreshold current flowing from drain to source of MN2 transistor. Thus the amount of drain current of MN2 transistor notated as I2 is approximately the same as the sum of IDG and IBTBT1. The drain current of MN7 notated as I1 consists of IDG, IBTBT1, and ISUB. In the source of the MN12 transistor, the current I3 consisting of IDG, IBTBT2, and ISUB is generated. The leakage monitoring circuit for PMOS device is made up of the same structure as the monitoring circuit for NMOS device.
Two current differential amplifiers are employed based on the generated leakage components. I SUB (current I 1 -current I 2 ) is obtained through MN4,MN5 and MN6 transistors while I BTB T=I BTBT1 +I BTBT2 (current I1-current I3) is obtained through MN8, MN9, and MN10 transistors. The separated leakage components are applied to the current comparator to generate pulse width proportional to the magnitude of each leakage. Then, depending on the two signals from the current comparator and its own bias voltage, the charge pump discharges or charges its output capacitor. The current comparator-based circuit provides the optimal body-bias voltage to match I SUB with I BTBT (=I BTBT1 +I BTBT2 ).
RESULTS
T he proposed method was simulated i n H S P I C E u s i n g 3 2 n m t e c h n o l o g y a n d evaluated using ISCAS85 benchmark circuits for different operating temperature range from 25oC to 100oC. Analysis of results shows the maximum of 1491X reduction in leakage power with the proposed method of balancing between sub-threshold leakage and BTBT leakage using leakage monitoring. Table 1 c o n f i r m s t h e s i mu l a t i o n r e s u l t s o f e a c h benchmark circuit at different temperatures of the circuit.Since the optimal body bias is also adjusted according to the temperature var iations in the proposed approach, the results demonstrate that the leakage power i s fa r l e s s s e n s i t i ve t o t h e t e m p e ra t u r e variations.
CONCLUSION
This paper presents a novel leakage power minimizing technique in nanoscale CMOS integrated circuits by applying optimal reverse body bias to the substrate of transistors. The circuit detects the optimal body bias by monitoring the extracted subthreshold leakage current (ISUB) component and band-to-band tunneling leakage current (I BTBT ) component simultaneously. The simulation results demonstrate that the proposed optimal body biasing technique accomplishes a considerable energy reduction in nanoscale CMOS integrated circuits and the feedback loop of the proposed technique compensates for the temperature and supply voltage variations simultaneously.
